UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. : 7,447,290 B2 APPLICATION NO. : 10/709,026

DATED : November 4, 2008 INVENTOR(S) : Yuan-Kun Hsiao

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

The title page showing the illustrative figure should be deleted to be replaced with the attached title page.

The drawing sheet, consisting of Fig. 2, should be deleted to be replaced with the drawing sheet, consisting of Fig. 2, as shown on the attached page.

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.

: 7,447,290

APPLICATION NO.: 10/709.026

ISSUE DATE

: November 4, 2008

INVENTOR

: Yuan-Kun Hsiao

It is certified that an error appears or errors appear in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Drawings:

On Sheet 2 of 3, in FIG. 2, Box 42, line 1, delete "Filp-flop" and insert - - Flip-flop - -, therefor.

On Sheet 2 of 3, in FIG. 2, Box 44, line 1, delete "Filp-flop" and insert - - Flip-flop - -, therefor.

In column 2, line 43, after "addition," delete "A" and insert - - a - -, therefor.

In column 7, line 50, delete "to," and insert - - t0, - -, therefor.

In column 8, line 35, delete "t11," and insert - - t15, - -, therefor.

In column 9, line 10, delete "PS)" and insert - - P5) - -, therefor.

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Chun M. Ng PERKINS COIE LLP P.O. Box 1247 Seattle, Washingotn 98111-1247

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to 32052-8626.US07/LEGAL14980176.1



US007447290B2

(12) United States Patent Hsiao

(10) Patent No.:

6,587,417 B2

6,661,752 B2

6,754,147 B2

US 7,447,290 B2

(45) Date of Patent:

Nov. 4, 2008

(54) APPARATUS OF PHASE-FREQUENCY DETECTOR

(75) Inventor: Yuan-Kun Hsiao, Taipei Hsien (TW)

(73) Assignee: Tian Holdings, LLC, Wilmington, DE

(US)

Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 830 days.

(21) Appl. No.: 10/709,026

(22) Filed: Apr. 7, 2004

(65) Prior Publication Data

US 2005/0025275 A1 Feb. 3, 2005

Related U.S. Application Data

(60) Provisional application No. 60/461,578, filed on Apr. 10, 2003.

(51) Int. Cl.

H03D 3/24 (2006.01)

369/44.26

See application file for complete search history.

(56) References Cited

U.S. PATENT DOCUMENTS

4,999,824	Α	3/1991	Fuji et al.
5,475,666	Α	12/1995	Ito et al.
5,689,482	Α	11/1997	Iida
6,088,307	A *	7/2000	Fushimi et al 369/44.13
6,285,219	BI*	9/2001	Pauls 327/3
6,333,902	B1	12/2001	Shim
6,345,023	Bl	2/2002	Fushimi et al.

6/2004 Hsu

12/2003 Eom

7/2003 Okamoto

(Continued)

FOREIGN PATENT DOCUMENTS

CN 1373474 A 10/2002

(Continued)

Primary Examiner—Shuwang Liu
Assistant Examiner—Hirdepal Singh
(74) Attorney, Agent, or Firm—Perkins Coie LLP

(57) ABSTRACT

An apparatus of phase-frequency detector for adjusting wobble clock signal and wobble signal in the same phase, comprising: a first logic gate, receiving a first protection signal and a second protection signal and outputting a third protection signal according to a logic operation; a first flipflop, coupled to the first logic gate, outputting the third protection signal as a first output signal when the wobble clock trigger; a second flip-flop, coupled to the first logic gate. outputting the third protection signal as a second output signal when the wobble signal trigger; a second logic gate, coupled to the first and the second flip-flop, outputting a fourth protection signal according to a logic operation; a third logic gate, coupled to the second logic gate, receiving the third and the fourth protection signal, and outputting a fifth protection signal according to a logic operation; and a control signal generator, receiving the wobble clock, the input signal, and the fifth protection signal and determining whether adjusting the phase of the wobble signal and the wobble clock according to the logic level of the fifth protection signal.

21 Claims, 3 Drawing Sheets



